
To Network 41-k 40 Clock Slot Output Output Port N Port ] 51-1 to 51-k 65, 007 CTR - 002 GPS Time Receiver Clock 64 Fabric 65 p Slot Fabric Controller Switch scheduler 50 Switching Multiple Fabrics Schedule 65 Clock 53-1 Slot 37-11 to 37-1k 20 Antenna Messages GPS Schedule & Reject 62,63 Input Input Port N Input 1/30 Port 1 Message Request Input 0/41-K °,41-k 9 001 0 Z Vetwork WDM

OSSESSI OSSESS

Ų

TONN

FIG. 2




OVED C 12. FIG.

41-1 to 41-k (WDM) CTR 002 41-1, to 41-k Destinations Multiple 41-1 to 41-k **Packet** Data 41D 10 TF10 1 2 Time\_\_ 40 10 10 1 2 1 Time Cycle 8 WDM Data Packet TF40 1 2 Time Cycle7 Virtual Pipe / Data Packet 41B 25 10 1 2 Time\_ M WDM **Packet** Data 41A 101 2 Time Cycle 1 40 41-1 to  $41-k^{A}$  (WDM) 1 2 Time Cycle 0 41,1 to 41-k 30 Multiple Sources From

FIG. 4

Time in:



OSSEST OSSEC


Serial Receivers AMD TAXI CHIP SET  Aunitiple AM7969 31C Delimiter (PD) Receive Data	4B/5B encoding scheme	Control Input 10-bit	Binary Data Encoded	Codeword	0001 11111 11111	01101	01101	0100   11111   00100   01101   00101	11001	11001	00100	00100		1011 00111 11001	00000	00000	00000 00000
(A) 41-1 41-k WDM Serial Communication Link	(C)	Contro	HEX	DAIA	1	2	<u>e</u>	4 4		7	8	9			ے د	_	
Serial Transmitters AM7968 AMD TAXI CHIP SET	scheme	5-bit		Codeword	11110	01001	10100	01010	01011	01110	01111	10010	10110	10111	11010	11011	11100
47A 47B 7C	4B/5B encoding	4-bit	Binary Data		0000	1000	0010	0011	0101	0110	0111	1000	1001	1011	1100	1101	1110
FIG. 5 Time-frame Delimiter (TFD) Position Delimiter (PD) Transmit Data	B) 4B/	HEX	DATA		0	-	7	<del>m =</del>	† <b>V</b> O	9	7	.00	<u>o</u>	4 ¤	a ()	Q	丙克


COMMUNATION OF THE STATE OF THE


The TOA represent the instant value Fime of Arrival (ToA) Attached by the routing controller of the common time reference 002 Port #, Link Type when the packet is arrived to the input port 35T Scheduling header P1/P2=00 -CBR - constant bit rate; scheduled data packet 35C stamp | M1 | P1/P2 | L1/L2 | PID 35L Header (2) the sub-network boundary (1) the source, and/or 35M 35P 35TS is given at: (B) P1/P2, M1, L1/L2 values 35TS Payload


L1/L2=01 - middle data packet location in the flow - same as previous schedule L1/L2=10 - last data packet location in the flow - same as previous schedule L1/L2=11 - decode packet address and schedule it regardless of its location L1/L2=00 - first data packet location in the flow - compute a schedule P1/P2=10 -"Best Effort"; non-scheduled data packet M1=1 - multicast packet (multiple destinations) M1=0 - point-to-point packet (one destination) P1/P2=11 - Rescheduled data packet

P1/P2=01 -VBR - variable bit rate; scheduled data packet










**FIG. 11** 



Every buffer B-i has a table, TB-i with an entry for every data packet each entry has the following parameters:

(for B-1, ..., B-k' there is a one-to-one mapping to CTR 002) ullet  $\mathbf{B}_{i}$  - the global time for switching out of this buffer

• I# - the input port # and O# - the output port #

• POS - the position of the data packet # in the buffer: 1, 2, 3 ...

ullet P1/P2 - the priority or type of the data packet

S - the # of data units in the data packet

< B<sub>i</sub> , I#, O#, POS=1, P1/P2, S >

Thus, multiple requests for multicast packet ... One request for every switched packet

Input request message - 61:

< B<sub>i</sub> , I#, O#, POS=2, P1/P2, S >

(list of schedule time slots - for each data unit) > Input schedule message - 62:  $< B_i$ , 1#, 0#, POS=1, P1/P2, S(s1, s2, ...)


62

< B<sub>i</sub>, I#, O#, POS=2, P1/P2, S (s1, s2, ...)

(list of schedule time slots - for each data unit) >

< B<sub>i</sub> , I#, O#, POS=2, P1/P2, S >Input reject message - 63:  $< B_i$ , I#, O#, POS=1, P1/P2, S>





# The following phases - typically, each phase takes one time frame (TF):


route (FIG. 8, computation steps 35-01 to 35-04), and schedule (FIG. 11, computation steps 36-03 to 36-07) Phase 1) TF(t) - receive data packet,

message 62 to the select buffer and congestion controller 36D. Input reject message 63 rescheduling controller 36A sends an input request message 61 controller 60 computes the schedule and returns input schedule (FIG. 12) to switch scheduling controller 60. The switch scheduling Phase 2) TF(t+I) - the packet scheduling and

for rescheduling of: Possibly more times VBR, MCST (multicast) and "Best Effort) after receiving Phase 3) TF(t+2) - The select buffer and congestion controller 36D forwards the data units to the output port 40 via switching fabric 50 according to the input schedule message 62

Phase 4) TF(1+3) - The output port 40 forward the data packet received during TF(t+2) via the serial transmitter 49.

FIG. 15



Switching operation:

(use the fabric schedule message 64, which is the union of all input schedule messages 62)

At time slot 65 t in which S(i,j,t)=1:

Input port i will be connected to output port j

Out 2 Out 3 Out 4 Out 5


Out 1 Out 2 Out 3 Out 4 Out 5  $151 \text{ } 151 \text{$ 




S(i,j,t) - switching matrix for every time slot 65 t (in each time frame, time cycle and super cycle) - see FIG. 27, the matrix defines which input i should be connected to output j.

In 2

In 1



- 2. At every time slot an output port can be connected to at most one input port (this can be relaxed if needed)






FIG. 18




FIG. 19






FIG. 20



- 1. input schedule message 62 sent to the select buffer and congestion controller 36D
- 2. input reject message 63 sent to the packet scheduling and rescheduling controller 36A
- fabric 50 (each schedule message includes a schedule for each data unit) - 3. fabric schedule message 64 with request ID - sent to the switch

FIG. 21







FIG. 22



Compute schedule for each data unit in the:

KO\_10

**19** 

Input request message - 61: < B<sub>i</sub>, I#, O#, POS=1, P1/P2, S >

< B<sub>i</sub> , I#, O#, POS=2, P1/P2, S >packet Thus, multiple requests for multicast packet One request for every switched

Given:

For TF(t+1) there are two vectors size n (slots) for switching from input to output:

I[t,s] (l <= s <= n) for the input port, and O[t,s] (l <= s <= n) for the output port

Initialization:

At the beginning of the schedule computation of each time frame: I[t,s] =

(u => s => l) 0 = [t,s] 0

Compute:

For slot s=1 to n find the first slot that is available


in both I[t,s] = 0 and O[t,s] = 0, then DO:

-I[t,s] = O[t,s] := 1

-s is the slot number in which the data unit should be transferred

from input, I#, to output, O#, through the fabric 50

FIG. 24



FAST switching - Fabric controller - switching matrices -

M(i,j,t) - for every time slot:

t - is defined by **∫** the triplet:

- f- number of frame positions in time cycle - s - number of slot positions in time frame


- c - number of cycle positions in super cycle

[Note: total number of switching matrices - M(i,j,t) - s \* f \* c]

Matrix M(i,j,t), such that, 1 <= t <= s \* f \* c: 4 output ports - j

2500 output-3 value, type output-2 output-1 input-2 input-3 input-1 input-4

type = I - permanent value in this switching matrixtype = 0 - temporary value in this switching matrix value = 0 - disconnect input port from output port value = I - connect input port to output port



Mapping: (p-in, w-in, t-in, c-in) TO (p-out, w-out, t-switch, c-switch t-out, c-out)

2710 2710	# 10d indino - 100-d - 107/7
	w. out - output wavelength (color)
	W-UM - Uniput wareieiigui (OUOI)
<i>b-iu</i> - 111 port #	t-switch - time frame # switch (within a time cycle)
(=0 00) 1+0010101111111111111111111111111111	
: W-m - Input wavelength (color)	c-cwitch - time cycle # switch (within a suner cycle)
: t-in - time trame # in (within a time cycle)	tout time frame # out (within a time overle)
i c_in_time cycle # in (within a simer cycle)	1 time constant (constant constant cons
3	carry contactions of the cycle # ont (within a suber cycle)

Time frame switching for a given: p-in







FIG. 29



Mapping: (p-in, w-in, t-in, c-in) TO (p-out, w-out, t-out), 3020  p-in - input port #  w-in - input wavelength (color)  t-in - time frame # in (within a time cycle)  c-in - time frame # in (within a time cycle)  c-in - time cycle # in (within a super cycle)  c-in - time cycle # in (within a super cycle)  c-in - time cycle # in (within a super cycle)  c-in - time cycle # in (within a super cycle)  c-in - time cycle # in (within a super cycle)  a time cycle and within a super cycle  an input wavelength is switched  to a selected defined subset of out-going optical channels  to a selected defined subset of out-going optical channels  Super cycle with 4 time cycles  C-in-4  For a given:    1	FIG. 30	Optical	switch	ing & 1	switching & forwarding of time frames	of time fi	rames	
avelength (color)  ne # in (within a time cycle)  le # in (within a super cycle)  a time cycle and within a an input wavelength is sw to a selected defined subscient with the selected subscient with the selected defined subscient with the selected defined subscient with the selected defined subscient with the selected subscient with the selected defined subscient with the selected subscient with the selected defined subscient with the selected subscient with the			(p-in, w-i	in, t-in,c-	in) TO (p-ou	t,w-out,t-ou	tt, c-out)	, 3020
avelength (color)  ne # in (within a time cycle)  le # in (within a super cycle)  a time cycle and within a an input wavelength is sw to a selected defined subscient to a selected defined subscient time frame trin-1  color frame cycle and within a an input wavelength is sw to a selected defined subscient trin-1  color frame frame within a an input wavelength is sw to a selected defined subscient trin-1  color frame trin-1  color frame frame within a an input wavelength is sw to a selected defined subscient trin-1  color frame frame within a an input wavelength is sw to a selected defined subscient trin-1  color frame frame within a super cycle)	p-in - input port	#			p-out - output 1	oort#	•	
a time cycle and within a super cycle) a time cycle and within a an input wavelength is sw to a selected defined subscient cycle and rich cycle and within a contraine cycle and rich contraine cycle and rich cycle and within a contraine cycle and within a contraine cycle and within a contraine cycle and within a cycle and rich cycle and within a cycle and w	w- $in$ - input wav	elength: # in (v	ı (color) vithin a tir	ne cycle)	w-out - output $t$ -out - time fra	wavelength (c me # out (with	olor) nin a time cy	cle)
a time cycle and within a super cycle, an input wavelength is switched to a selected defined subset of out-going optical channels    Super cycle with 4 time cycles	c-in - time cycle	w) ui #	vithin a su	per cycle)	c-out - time cy	cle # out (with	in a super c	ycle)
an input wavelength is switched  to a selected defined subset of out-going optical channels  Super cycle with 4 time cycles  C-in-1  C-in-1  C-in-2  C-in-3  C-in-3  C-in-3  C-in-3  C-in-3  C-in-3  Tim tim t-in-3  C-in-3  C	Basic principle:	In ev	ery time 1	frame with	ii ,			
to a selected defined subset of out-going optical channe with Super cycle with 4 time cycles cycle with 4 time cycles		a tim an in	e cycle ar put wave	nd within a length is sv	super cycle, vitched		3030	
Time cycle with 4 time cycles  c-in-1  c-in-2  c-in-3  r-in-1  t-in-3  r-in-3  r-in-4  t-in-4		to a s	selected d	efined sub	set of out-going	optical cham	nels	٠.
Time cycle with time frames time frames trin-2 c-in-3 time frames trin-2 time frames trin-2 times frames trin-2 times frames trin-3 trin-3 trin-3 trin-4 times frames trin-3 trin-4 times frames trin-3 trin-4 times frames trin-3 trin-3 trin-4 trin-3		1			Super cycle wit	th 4 time cycl	es	
Time cycle with time frames trin-1 trin-3	Table			c-in- $I$	c-in-2	c-in-3	c-in-4	Γ
Time cycle v 4 time fran t-in-2	for a given:		t-in-1					İ
time fi t-in-2 t-in-4	w-in and $p$ -in $ $					p-out,w-out	-	<del></del>
mit 4	           	-	t-in-2			t-out,c-out		
t-ii			t-in-3					
3000			t-in-4					· ·
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100				










FIG. 34





FIG. 35



Alignment Subsystem for Channel j at Input Port with a Plurality of Time Frame Oueues


DY THAT HE THE


### FIG. 30


TF Alignment of UTR(i) to UTC - with three input queues - principle of operation: 3600 The same queue is not used simultaneously for:


1. Receiving data packets from the serial link, and

2. Forwarding data packets to the switch












FIG. 39








FIG. 40











TSEESSE OFFICE

FIG KISKIPOLACSI






FIG. 47





PRIORED IC S. FIG.

